Area Efficient Architecture for high speed wide data adders in Xilinx FPGAs