A Low-Power Parallel Architecture for Linear Feedback Shift Registers