Controller Architecture for Memory BIST Algorithms