Design of efficient binary-coded decimal adder in QCA technology with a regular clocking scheme