A New VLSI Architecture for High-Performance Parallel Turbo Decoder